

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 08-022486

(43)Date of publication of application : 23.01.1996

(51)Int.Cl.

G06F 17/50

(21)Application number : 06-175980

(71)Applicant : HITACHI LTD

(22)Date of filing : 05.07.1994


(72)Inventor : MIZOGAMI YOSHITO

(54) LOGIC CIRCUIT SIMULATION METHOD

(57)Abstract

PURPOSE: To accelerate a logic simulation processing without influencing the connection form of a logic circuit by changing an input signal value for respective assemblies, using a net expression table and a logic element expression table newly generated for the respective assemblies and propagating the signal value.

CONSTITUTION: The connection relation of respective logic elements and a flip-flop or the input terminal of an object logic circuit and connection states among the respective logic elements are prepared (101,) the connection states are classified by adding the division section numbers of flip-flop logic elements based on the parameters of the control signal lines of clocks or the like (102) and the respective logic elements of the object logic circuit are divided into the assemblies of a control signal unit (103.) A logic element stage number until the output terminal of an object assembly is traced and a connection stage number until an output terminal point is set (104.) The ones for which the division section of the control signal unit and an element function are the same and an input number is the same further are gathered and the new table is prepared.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]


[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]


Copyright (C); 1998,2000 Japan Patent Office

THIS PAGE BLANK (USPTO)


【図4】




【図8】



【図9】



【図6】



【図7】

